CAMOSUN COLLEGE

Department of Electronics

TWR:01/14 Rev 1.0

ELEN 164 DIGITAL LOGIC

Instructor:	James van Oort	Office:	TEC269
Lecture:	3 hrs/wk	Email:	vanoort@camosun.bc.ca
Lab:	2 hrs/wk		

Textbooks:

- "ELEX 164 Digital Logic", Camosun College, Latest revision.
- "TTL Logic Data Book", Texas Instruments, Latest edition
- (optional) Tocci, Ronald J., "Digital Systems principles and applications", *Prentice-Hall Inc., Sixth Edition, 1995.*

Evaluation:

Lecture:	Quizzes and Assignments Term Tests Final Exam Total Lecture Marks	$ \begin{array}{r} 15\\30\\\underline{45}\\90\end{array} $
Lab:	Preparation/completion Total Lab Marks TOTAL	$ \begin{array}{r} 10 \\ 10 \\ 100 \end{array} $

NOTE:

The marks awarded in the lab are for preparation of exercises and for completion of exercises on time. Apart from this, numerical marks will not be assigned for lab work. Instead, lab exercises will be marked as "satisfactory" or "unsatisfactory". The student will be required to re-do all or part of any exercise deemed unsatisfactory until a satisfactory level is achieved.

A minimum grade of "C" is required in order to continue on to courses for which this is a pre-requisite. To obtain at least a C grade:

- The student must obtain a composite mark of at least 60%.
- ALL lab exercises must be completed to a "satisfactory" level. Failure to do so in a timely* manner will result in a grade of "F" for the course. (*Absolute deadline for completion of all lab exercises will be announced.)
- All labs must be completed satisfactorily before the final exam to pass the course

LECTURE TOPICS

1.	 Introduction to Digital Systems 1.1 Analog vs Digital 1.2 Deductive Logic 1.3 Combinatorial vs Sequential Logic Circuits 	(1/2 hr)
2.	 Describing Combinatorial Logic Systems 2.1 Decimal Numbers: Counting/Positional Weighting 2.2 The Binary Number System 2.2.1 Counting and Positional Weighting 2.2.2 Binary/Decimal Conversions 2.3 Logic Variable Combinations 	(1-1/2 hrs)
3.	 2.4 The Truth Table Logic Signals 3.1 Logic Voltage Levels 3.2 Variable Names, Signal Names and Active Levels 3.3 Active Levels for Pins 3.4 The State Indicator 3.5 The Logic Probe 	(2 hrs)
	 3.6 Providing Logic Signals with Switches 3.6.1 SPST Switches 3.6.2 The SPST Switch Circuit 3.6.3 Active HI/Active LO Signals 3.6.4 Documentation of Switch Circuits 	
4.	 Logic Operations and Gates 4.1 Basic Logic Operations 4.2 Logic Symbols for Real Devices 4.3 Naming Gates 4.4 Gate Duality 4.5 Introduction to Digital ICs 4.6 LEDs as Logic Indicators 4.6.1 Basic LED Operation 4.6.2 The 74LS244 Buffer 4.6.3 Active HI/Active LO LED Circuits 4.7 Hardware Options 	(4 hrs)
5.	 Analysis of Combinatorial Circuits 5.1 Describing Logic Circuits Algebraically 5.2 Evaluating Circuit Outputs 5.3 Boolean Theorems 5.4 The Boolean Sum-Of-Products Form 5.5 Truth Tables from SOP Expressions 	(6 hrs)

5.6 Redrawing Circuits: Appropriate Use of Duals

5.	Analysis c 5.7 Fa 5.7 5.7 5.7	 of Combinatorial Circuits (continued) ult Finding in Combinatorial Circuits 7.1 Acceptable Voltage Levels (LSTTL) 7.2 Common Faults 7.3 A Systematic Approach 	
6.	Common 6 6.1 Ga 6.2 Da 6.3 En 6.3 6.3 6.3 6.3 6.3	Circuit Configurations ating (Enable/Inhibit) Circuits ata Distributor (Steering) Circuits coders/Decoders 3.1 Encoders 3.2 Decoders 3.3 Example: Decoding to a 7-Segment Display 3.4 Decoding with PLDs	(2 hrs)
*** E	Exam (Tutori	al, Mid-Term Test, Review of Test)	(2 hrs)
7.	Introduction 7.1 Cu 7.2 De 7.3 Int 7.4 Ap	on to Logic IC Parameters arrent: Capability vs. Demand finitions: IC Voltage and Current Parameters roduction to IC Specifications oplication of IC Output Specifications	(1 hr)
8.	Sequential 8.1 Int 8.2 Clo 8.2 8.2	Logic Concepts roduction to Sequential Logic ocks 2.1 Basic Concepts 2.2 IC Devices and Circuits	(4 hrs)
	8.3 On 8.3	ne-Shots 3.1 Basic Concepts	
	8.4 Fli 8.4 8.4 8.4 8.4 8.4 8.4 8.4 8.4 8.4	 p-flops k.1 Basic Concepts k.2 RS Flip-flop (RS Latch) k.3 D Flip-flop k.4 Transparent D Flip-flop (D Latch) k.5 JK Flip-flop k.6 Switch Debounce k.7 Timing Parameters k.8 Example: A Simple Sequential Circuit 	

*** Exam (Tutorial, Mid-Term Test, Review of Test) (2 hrs)

9.	Registe 12.1 12.2 12.3 12.4	ers Flip-flop Data Storage and Transfer Register-to-Register Data Transfer Serial Load/Circulate Operations IC Registers	(1 hr)
10.	Counte 13.1 13.2 13.3 13.4 13.5	General Concepts Asynchronous Counters Synchronous Counters Cascaded Counters IC Counters	(3 hrs)
11.	Digital 14.1 14.2 14.3 14.4 14.5	Multiplexing General Concepts Multiplexers Demultiplexers Multiplexed Displays Tristate and Open-Collector Logic	(2 hrs)
12.	IEEE/2 15.1 15.2 15.3	ANSI Logic Symbols Introduction Symbol Attributes Examples	(1 hr)
Review	v:		(1 hr)

Total (33 hrs)

LABORATORY EXERCISES

Lab Period:

1. INTRODUCTION

- Introduction to ELEX 164 Lab requirements.
- Identification of ICs.
- Issue and checking of parts kits.

2. LOGIC LEVELS

- Setting up breadboard Vcc and ground rails
- Logic probes
- Providing logic levels with SPST switches

3. LOGIC GATES

• Operation of SSI Logic ICs

4. GATE DUALITY and LED CIRCUITS

- Use of alternate gate symbols
- Active HI and active LO LED circuits

5 COMBINATORIAL LOGIC CIRCUITS

- Analysis of combinatorial circuit operation
- Construction and testing of logic circuits
- Introduction to fault finding

6. FAULT FINDING (Combinatorial Logic)

• Application of fault finding techniques to combinatorial logic circuits

7. GATING CIRCUITS

• Operation of Gating (Enable/Inhibit) and Data Distributor (Steering) circuits

8. **DECODERS**

• Operation of a Decoder IC for a 7-Segment LED Display

9. FLIP-FLOPS

- Operation of RS, JK, D, and Transparent D flip-flops.
- Effect of switch bounce.

10. SEQUENTIAL LOGIC CIRCUITS

- Analysis of a simple sequential logic circuit
- Construction and testing of a sequential circuit
- Introduction to fault finding in sequential logic circuits

11. FAULT FINDING (Sequential Logic)

• Application of fault finding techniques to sequential logic circuits